

Channel Length Dependent Performance of Organic Field Effect Transistor: MATLAB Based Simulation and Analytical Modelling

Abhishek Singh, Manish Kumar Singh*

Department of Electronics Engineering, Harcourt Butler Technical University
Kanpur, UP, INDIA-208002

* E-mail: manish.rs.mst14@iitbhu.ac.in*, abhishek.hbtu2020@gmail.com

Abstract- Organic transistor plays an important in electronic applications as it provides additional benefit of flexibility and low cost compared to silicon electronic devices. Simulation and analytical model of such organic devices helps in improving and optimizing the performance of the device. There are various parameters that effect the performance of the device. In this paper, analytical modelling of the organic device is done based on the device physics to simulate the output characteristics using MATLAB for various channel length (L). Here, the variation is observed on varying the device length and its impact is observed on the drain current. Different channel length taken into consideration are 5µm, 15 µm, 30 µm and 60 µm and the simulation result states that the drain current increases on decreasing the channel length. Thus, simulation of such analytical models helps in extracting the useful information about the performance of the organic transistors.

Keywords- Organic field effect transistor (OFET); analytical model; MATLAB simulation; Channel length modulation; OFET modelling; mobility; drain current.

I. INTRODUCTION

Organic field effect transistor (OFET) is a voltage controlled current source device consisting of three terminals - source, drain and gate. Unlike silicon field effect transistor (FET) Organic FET usually operate in the accumulation mode and not in the inversion mode. Depending on organic semiconductor material used and material of contacts charge flow of one carrier type (electrons or holes) is more than other, this defines whether the device works like p-channel FET or n-channel FET [1],[2]. Just like the silicon FET, device performance of OFET also depends on the various parameters of the device such as oxide layer thickness, material used in the electrodes, oxide material, etc. Designing of organic electronic circuit depends on the exact modelling and accurate parameter extraction of device [3]. In order to better understand the various performance parameters of the device such as output characteristics, transfer characteristics, on/off ratio, mobility, etc., modelling of the device is done. There are usually two methods of simulation – finite element-based simulation and analytical model-based simulation [4]. This paper deals with the analytical

model of pentacene based OFET showing the drain current variation as per the channel length modulation ranging from 5µm to 60µm.

II. DEVICE STRUCTURE

In the case of OFET there are usually 4 types of the device structures based on the location of the electrodes – source, drain and gate [5]– 1. Bottom gate top contact, 2. Bottom gate bottom contact, 3. Top gate top contact, 4. Top gate bottom contact [6],[7].Figure 1 shows various types of OFET devices.




Figure 1. Various types of OFET device structures – (a) Bottom gate top contact, (b) Bottom gate bottom contact, (c) Top gate top contact, (d) Top gate bottom contact.

Without changing organic semiconductor material and dielectric material, top contact bottom gate device offers better mobility due to less contact resistance compared to top gate devices [8]. Another reason for this difference is large semiconductor and metal contact resistance due to interface contact barrier of semiconductor film around source and drain contacts [9]. Due to better mobility and better drain current result observed in bottom gate devices as compared to top gate devices, bottom gate top contact device structure as shown in figure 2 is taken into consideration for the analytical model. Pentacene is used as

the organic semiconductor. Channel length and width and length L and Z respectively [10]. Dielectric thickness is t_{ox} having permittivity of ϵ_{ox} resulting in the capacitance of C_{ox} given by $C_{ox} = \epsilon_{ox}/t_{ox}$. Semiconductor thickness is t_s having permittivity of ϵ_s resulting in the capacitance of $C_{ox} = \epsilon_s/t_s$. For the simplicity of the model threshold voltage is set to be 0V. Its value is included in model by replacing V_{gs} with $V_{gs} - V_{th}$ [11].




Figure 2. Pentacene based OFET device structure.

III. ANALYTICAL MODEL

It is usually the modelling of the device characteristics based on the equations that best describes the behaviour of the device. Drain to source current both in linear and saturation region of OFET having $50\mu\text{m}$ channel length shows good agreement with the drain to source current equations for the silicon FET. When this channel length is decreased up to $1\mu\text{m}$ it shows variations similar to the one observed in silicon FET [12]. Transistor model parameter extraction is one of the benefits from the modelling and circuit simulation and it's also a time saving task. Material used in the thin film is Pentacene [13]. Thus, the modelling of such OFET is done using MATLAB [14] to obtain the output characteristics and see the variations in the current as per the channel length modulation in – 1. Linear region, 2. Saturation region.

a. Linear region

Linear region mode of operation is observed when the drain to source voltage is less than the gate voltage of the device, i.e. ($V_{ds} < V_g$). Drain current I_{ds} in the linear mode of operation of transistor is denoted as the combination of accumulation layer current and bulk current due to free carriers in semiconductor [11]. Here, Q_0 represents free carriers surface density and its numerically given as -

$$Q_0 = \pm qn_0 d_s \quad (1)$$

$Q_g(x)$ represents carriers surface density in accumulation layer, which causes capacitive effect,

$$Q_g(x) = C_i [V_{gs} - V_s(x) - V(x)] \quad (2)$$

Thus, giving total drain current as,

$$\frac{I_{ds}}{Z\mu} = -[Q_g(x) + Q_0] \frac{dV}{dx} \quad (3)$$

On combining equations 1, 2 and 3 we get,

$$\frac{I_{ds}}{Z\mu} = C_i [V_{gs} - V_{th} - V(x)] \frac{dV}{dx} \quad (4)$$

Above equation is integrated over the length from ($x = 0$) to ($x = L$) and the voltage range from $V=0V$ to $V=V_{ds}$ given by,

$$I_{ds} \int_0^L dx = I_{ds} L = Z \int_0^{V_{ds}} \mu C_i (V_{gs} - V + V_{th}) dV \quad (5)$$

Resulting in the final equation representing the drain to source current in the linear region.

$$I_{ds} = \frac{Z}{L} \mu C_i \left[(V_{gs} + V_{th}) V_{ds} - \frac{V_{ds}^2}{2} \right] \quad (6)$$

b. Saturation region

When drain to source voltage exceeds the gate voltage ($V_{ds} > V_g$) depletion layer is formed and the device now operates in the saturation region. This depletion layer extends from the point x_0 to the point of drain contact [15]. Now the drain current is given by,

$$I_{ds} dx = Z q \mu n_0 [d_s - W(x)] dV \quad (7)$$

Where width of the depletion region $W(x)$ is obtained from the following Poisson equation [15],[16],

$$\frac{d^2V}{dy^2} = - \frac{qN}{\epsilon_s} \quad (8)$$

having the boundary conditions

$$V(W) = 0 \quad (9)$$

$$\left. \frac{dV}{dy} \right|_{y=W} = 0 \quad (10)$$

giving the solution as,

$$V(x) = \frac{qN}{2\epsilon_s} (x - W)^2 \quad (11)$$

Potential at insulator/semiconductor interface is,

$$V_s = \frac{qN}{2\epsilon_s} W^2 \quad (12)$$

and the voltage drop at insulator is,

$$V_i = \frac{qNW}{c_i} \quad (13)$$

The following Kirchhoff's equation holds,

$$V_g + V(x) = V_i + V_s \quad (14)$$

Hence, width of the depletion layer is,

$$W(x) = \frac{\epsilon_s}{C_i} \left\{ \sqrt{1 + \frac{2C_i^2[V(x) - V_{gs}]}{qN\epsilon_s}} \right\} - 1 \quad (15)$$

Here we have assumed that till $V(x_0) = V_{gs}$ accumulation layer extends and after x_0 depletion layer extends. Thus, drain current in the saturation mode of operation is due to the combination of both and can be stated as –

$$I_{ds} = \frac{Z}{L} \mu C_i \int_0^{V_{gs}} (V_{gs} + V_{th} - V) dV + \frac{Z}{L} \mu q n_0 \int_{V_{gs}}^{V_{ds}} (d_s - W) dV \quad (16)$$

Gate voltage at which the depletion layer is equal to t_s is the pinch-off voltage V_p , which is obtained after substituting $V_p = V_g - V(x)$ in equation 15. Thus,

$$V_p = \pm \frac{qN d_s^2}{2\epsilon_s} \left(1 + 2 \frac{C_s}{C_i} \right) \approx \frac{qN d_s}{C_i} \quad (17)$$

where flat band voltage is neglected and $t_s \ll t_{ox}$ in the approximated value above. Assuming $n_0 = N$, then $V_p = V_0$ and finally, current in the saturation region is given by –

$$I_{ds} = \frac{Z}{2L} \mu C_i (V_{gs} - V_{th})^2 \quad (18)$$

IV. RESULT

4.1 Mobility

It is the ease with which charge carrier can flow in device and can result in the current flow. It depends on impurity, defects and organic semiconductor material [17]. Channel conduction in thin film organic transistor is demonstrated by Poole-Frenkel mobility model which states the mobility as [18]–

$$\mu(E) = \mu_0 \exp \left[-\frac{\Delta}{KT} + \left(\frac{\beta}{KT} - \gamma \right) \sqrt{E} \right] \quad (19)$$

Where effective mobility is represented by $\mu(E)$, electric field is represented by E , fitting parameter is represented by γ having value 10^{-5} (cm/V) $^{1/2}$, Pool-Frenkel factor is represented by β having value 4.35×10^{-5} eV(cm/V) $^{1/2}$, Boltzmann constant is represented by K , temperature is represented by T , zero field activation energy is represented by Δ having value 0.1 eV and zero field mobility is represented by μ_0 [4],[15].

Following table 1 shows the parameters taken into consideration for the analytical model –

Table 1. Parameters and values taken for modelling [18]

Parameters	Values
Channel Length (μm) (variable)	5-60
Channel Width (μm)	100
Thickness of dielectric Al_2O_3 (nm)	5.7

Effective mobility (cm^2/Vs)	0.395
Capacitance of gate $\mu\text{F}/\text{cm}^2$	0.7

In the analytical model mobility is taken as a fixed value but based on the several experiments it is stated that it depends on the voltage variation between drain-source and gate-source [13]. Mobility is found lower in the bottom contact device than top contact device due to the structural differences, poor morphology [8].

4.2 Output characteristics

Output characteristics obtained for the different channel lengths - $5\mu\text{m}$, $15\mu\text{m}$, $30\mu\text{m}$ and $60\mu\text{m}$ is shown below in the figure 3.




Figure 3. Output characteristics of OFET – (a) $5\mu\text{m}$, (b) $15\mu\text{m}$, (c) $30\mu\text{m}$ and (d) $60\mu\text{m}$ as channel length.

From the above figure it is observed that the output characteristics looks similar to that of the conventional transistor [19]. 2.489×10^{-5} A is the maximum drain current for $5\mu\text{m}$ channel length, 8.29×10^{-6} A is for $15\mu\text{m}$, 4.148×10^{-6} A is for $30\mu\text{m}$ and 2.074×10^{-6} A for $60\mu\text{m}$. All these values are plotted by taking the range of V_{ds} from -3V to 0V and varying the value of V_{gs} from -0.5V to -3V in the intervals of 0.5V. This shows that topcontact bottom gate OFET device shows inverse relation between drain current and channel length.

4.3 Transfer characteristics

It's usually the curve between V_{gs} and $\sqrt{I_D}$ as shown in the figure 4. It is plotted by varying the drain voltage and plotting the corresponding values of square root of drain current. From the intercept of this curve we determine the value of the threshold voltage [4],[20].




Figure 4. Transfer characteristics curve

Here in the case of analytical modelling we have stated that the threshold voltage is assumed to be zero and MATLAB simulated result clearly support this assumption. On/off ratio is numerically coming out to be 10^6 which states that the switching is better in this device.

V. CONCLUSION

In this paper analytical modelling of organic transistor was done using MATLAB for different channel length and keeping rest of the device parameters constant. It was observed that the drain current in the linear and saturation region follows the square law equations of the current. Similar types of modelling can be done in MATLAB to understand the behaviour of the device in the better way and optimize the device performance easily.

ACKNOWLEDGEMENT

Authors are thankful to all faculty members & Head, Department of Electronics Engineering, HBTU Kanpur for giving time to time help and support. Mr. Abhishek Singh is also thankful to the colleagues for their support.

REFERENCES

[1]. Klauk, H., 2010. Organic thin-film transistors. *Chemical Society Reviews*, 39(7), pp. 2643.
 [2]. Vaidya, V., Kim, J., Haddock, J.N., Kippelen, B., Wilson, D., 2008. SPICE optimization of organic FET models using charge transport elements. *IEEE transactions on electron devices*, 56(1), pp. 38.

[3]. Shaw, J.M., Seidler, P.F., 2001. Organic electronics: introduction. *IBM Journal of Research and Development*, 45(1), pp. 3.
 [4]. Wondmagegn, W., Pieper, R., 2009. Simulation of top-contact pentacene thin film transistor. *Journal of computational electronics*, 8(1), pp. 19.
 [5]. Saini, D., Saini, S., Negi, S., 2016, November. Modelling and comparison of single gate and dual gate organic thin film transistor. In *2016 International Conference on Emerging Trends in Communication Technologies (ETCT)* pp. 1
 [6]. Weis, M., 2016. Organic field-effect transistors. *Encyclopedia of Physical Organic Chemistry*, pp. 1.
 [7]. Kaushik, B.K., Kumar, B., Negi, Y.S., Mittal, P., 2012. Prospects and limitations of organic thin film transistors (OTFTs). In *Advances in Computer Science, Engineering & Applications*, Springer, Berlin, Heidelberg, pp. 125.
 [8]. Gupta, D., Katiyar, M., Gupta, D., 2009. An analysis of the difference in behavior of top and bottom contact organic thin film transistors using device simulation. *Organic Electronics*, 10(5), pp.775.
 [9]. Mittal, P., Kumar, B., Negi, Y.S., Kaushik, B.K., Singh, R.K., 2011, June. Organic thin film transistor architecture, parameters and their applications. In *2011 International Conference on Communication Systems and Network Technologies*, pp. 436.
 [10]. Smith, M.A., Gowers, R.P., Shih, A., Akinwande, A.I., 2015. High-voltage organic thin-film transistors on flexible and curved surfaces. *IEEE Transactions on Electron Devices*, 62(12), pp. 4213.
 [11]. S. Locci, Modeling of the physical and electrical characteristics of organic thin film transistors, University of Cagliari, 2009.
 [12]. Haddock, J.N., Zhang, X., Zheng, S., Zhang, Q., Marder, S.R., Kippelen, B., 2006. A comprehensive study of short channel effects in organic field-effect transistors. *Organic electronics*, 7(1), pp. 45.
 [13]. Sharifi, M.J., Bazayr, A., 2011. Pentacene-based organic field-effect transistors: analytical model and simulation methods versus experiment data. *ACEEE Int. J. on Control System and Instrumentation*, 2(03), pp. 45.
 [14]. Alhalabi, M., Rashed, A., Iqbal, N.B., Al Tarabsheh, A., 2018, June. Modelling of SiC Power MOSFET in Matlab, Simulink, and LTSpice. In *2018 IEEE International Conference on Environment and Electrical Engineering and 2018 IEEE Industrial and Commercial Power Systems Europe (EEEIC/I&CPS Europe)*, pp. 1.
 [15]. Koehler, M., Biaggio, I., 2004. Space-charge and trap-filling effects in organic thin film field-effect transistors. *Physical Review B*, 70(4), pp. 045314.
 [16]. Horowitz, G., 2004. Organic thin film transistors: From theory to real devices. *Journal of materials research*, 19(7), pp. 1946.
 [17]. Dimitrakopoulos, C.D., Malenfant, P.R., 2002. Organic thin film transistors for large area electronics. *Advanced materials*, 14(2), pp. 99.
 [18]. Mittal, P., Kumar, B., Negi, Y.S., Kaushik, B.K., Singh, R.K., 2012. Channel length variation effect on performance parameters of organic field effect transistors. *Microelectronics Journal*, 43(12), pp. 985.
 [19]. Mittal, P., Negi, Y.S., Singh, R.K., 2012, December. Analysis of Top and Bottom Contact Organic Transistor Performance for Different Technology Nodes. In *2012 International Symposium on Electronic System Design (ISED)* pp. 261.
 [20]. Sun, Y., Liu, Y., Zhu, D., 2005. Advances in organic field-effect transistors. *Journal of materials Chemistry*, 15(1), pp. 53.